

Fig. 1A





Fig. 1B

Fig. 2A
200






Fig. 2B





207' Fig. 2C


SAP-16 MODE (25% SLICES)



207" **Fig. 2D** SAP-32 MODE (50% SLICES)



207''' Fig. 2E MIXED SLICES



307



Fig. 3B





Fig. 3C

300



0997478-1360
T09211-8246550

FIG. 4

Fig. 4

400

403

405

FABRIC:
DISTRIBUTABLE
SWITCH-MATRIX
CHIPS

DISTRIBUTABLE
LINE-INTERFACE
CHIPS

401





Fig. 5



Regression Statistics					
R	0.99				
R Square	0.98				
Adjusted R Square	0.97				
Standard Error	0.0001				
Observations	20				
ANOVA					
	df	SS	MS	F	Significance F
Regression	1	0.9999	0.9999	158.49	0.0000
Residual	18	0.0001	0.0000		
Total	19	1.0000			
Coefficients					
	Intercept	Variable1			
Intercept	0.0000				
Variable1		0.9999			
Standardized Coefficients					
	Intercept	Variable1			
Intercept	-0.0000				
Variable1		0.9999			
t-Statistics					
	Intercept	Variable1			
Intercept	0.0000				
Variable1		158.49			
P-Values					
	Intercept	Variable1			
Intercept	0.9999				
Variable1		0.0000			
Confidence Intervals					
	Intercept	Variable1			
Intercept	0.0000				
Variable1		0.9999			
F-Statistics					
	Intercept	Variable1			
Intercept	0.0000				
Variable1		158.49			
Durbin-Watson					
	Intercept	Variable1			
Intercept	0.0000				
Variable1		0.9999			
Variance Inflation Factors					
	Intercept	Variable1			
Intercept	0.0000				
Variable1		0.9999			

Fig. 6A




Fig. 6B





Fig. 7



ABSOLUTE PORT NO.s	RELATIVE PORT NO.s
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100




Fig. 8B SAP-16 MODE (UNCROSSED INPUTS)






Fig. 8C SAP-16 MODE (UNCROSSED
OUTPUTS & INPUTS)



UNCROSSED
UNICAST




Fig. 8E




Fig. 8F




Fig. 8G

